A Characterization of the PARSEC Benchmark Suite for CMP Design
نویسندگان
چکیده
The shared-memory, multi-threaded PARSEC benchmark suite is intended to represent emerging software workloads for future systems. It is specifically intended for use by both industry and academia as a tool for testing new Chip Multiprocessor (CMP) designs. We analyze the suite in detail and identify bottlenecks using hardware performance counters. We take a systems-level approach, with an emphasis on architectural design space features that vary with CMPs. We narrow the architectural design space, and list several areas worth investigating for improved benchmark performance.
منابع مشابه
Dynamic Management Policies for Exploiting Hybrid Photonic-Electronic NoCs
Nanophotonics promises to solve the scalability problems of current electrical interconnects thanks to its low sensitivity to distance in terms of latency and energy consumption. Before this technology reaches maturity, hybrid photonic-electronic networks will be a viable alternative. Ideally, an ordinary electrical mesh and a ringbased photonic network should cooperate to minimize overall late...
متن کاملDesign and Implementation of a Cache Hierarchy-aware Task Scheduling for Parallel Loops on Multicore Architectures
Effective cache utilization is critical to performance in chip-multiprocessor systems (CMP). Modern CMP architectures are based on hierarchical cache topology with varying private and shared caches configurations at different levels. Cache-aware scheduling has become a great design challenge. Many scheduling strategies have been designed to target specific cache configuration. In this paper we ...
متن کاملSegment Gating for Static Energy Reduction with Introspective Networks-on-Chip Undergraduate Honors Thesis
Chip multiprocessors (CMPs) have emerged as a primary vehicle for overcoming the limitations of uniprocessor scaling, with power constraints now representing a key factor of CMP design. Recent studies have shown that the on-chip interconnection network (NOC) can consume as much as 36% of overall chip power. To date, researchers have employed several techniques to reduce power consumption in the...
متن کاملA Systematic Measurement of the Influence of Non-Uniform Cache Sharing on the Performance of Modern Multithreaded Programs
Most modern Chip Multiprocessors (CMP) feature shared cache on chip, whose influence on the performance of multithreaded programs, unfortunately, remains unclear due to the limited coverage of the deciding factors in prior studies. In this work, we conduct a systematic measurement of the influence using a recently released CMP benchmark suite, PARSEC, with a spectrum of factors considered. The ...
متن کاملManaging resources dynamically in hybrid photonic-electronic networks-on-chip
Nanophotonics promises to solve the scalability problems of current electrical interconnects thanks to its low sensitivity to distance in terms of latency and energy consumption. Before this technology reaches maturity, hybrid photonic-electronic networks will be a viable alternative. Ideally, ordinary electrical meshes and ring-based photonic networks should cooperate to minimize overall laten...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008